PTM-based hybrid error-detection architecture for ARM microprocessors
نویسندگان
چکیده
منابع مشابه
Fingerprinting: Hash-Based Error Detection in Microprocessors
Today’s commodity processors are tuned primarily for performance and power. As CMOS scaling continues into the deep sub-micron regime, soft errors and device wearout will increasingly jeopardize the reliability of unprotected processor pipelines. To preserve reliable operation, processor cores will require mechanisms to detect errors affecting the control and datapaths. Conventional techniques ...
متن کاملHybrid Error-Detection Approach with No Detection Latency for High-Performance Microprocessors
Error detection plays an important role in fault-tolerant computer systems. Two primary parameters concerned for error detection are the latency and coverage. In this paper, a new, hybrid error-detection approach offering a very high coverage with no detection latency is proposed to protect the data paths of high-performance microprocessors. The feature of no detection latency is essential to r...
متن کاملA security architecture for microprocessors
The Security Architecture for Microprocessors (SAM ) is a lightweight and high-performance combined hardand software security extension for microprocessors. SAM has been designed to provide a secure remote code execution environment. It can be used to implement effective copy-protection schemes and provides mechanisms to prevent data and algorithm disclosure. SAM provides protection even if an ...
متن کاملREESE: A Method of Soft Error Detection in Microprocessors
Future reliability of general-purpose processors (GPPs) is threatened by a combination of shrinking transistor size, higher clock rates, reduced supply voltages, and other factors. It is predicted that the occurrence of arbitrary transient faults, or soft errors, wi l l dramatically increase as these trends continue. In this papec we develop and evaluate u fault-tolerant niicroprocessor archite...
متن کاملSoft Error Modeling and Analysis for Microprocessors
Soft errors are a growing concern for processor reliability. Recent work has motivated architecture level studies of soft errors since the architecture level can mask many raw errors and architectural solutions can exploit workload knowledge. My dissertation focuses on the modeling and analysis of soft error issues at the architecture level. We start with the widely used method for estimating t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Microelectronics Reliability
سال: 2018
ISSN: 0026-2714
DOI: 10.1016/j.microrel.2018.07.074